Home > Press > UMC Adopts Cadence 40-Nanometer Reference Flow for Low Power, Verification, Implementation and DFM-Aware Design
Abstract:
Cadence CPF-based Low Power Flow and Integrated DFM Capabilities Enable Simplified Advanced Node Design Methodology for UMC Customers
Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global design innovation, announced today that it has delivered an end-to-end CPF-based low power and DFM-aware design, verification, and implementation solution tuned for semiconductor foundry UMC in support of its 40-nanometer process technology. The new reference flow provides designers with a reliable, UMC-validated methodology incorporating the latest in low power techniques and model-based DFM analysis and optimization capabilities for maximum power efficiency, superior quality of results, and accelerated yield ramp for advanced node designs.
"The Cadence methodology for UMC's 40-nanometer process allows designers to create power-efficient chips using a single methodology that delivers consistent power intent all the way to production," said Stephen Fu, director of the IP Development & Design Support Division at UMC. "In addition, the flow supports the UMC 40-nanometer process with advanced design-side DFM capabilities during physical implementation for lower risk and faster time to volume."
The UMC reference flow employs the CPF-enabled Encounter® Digital Implementation (EDI) System and Cadence Low-Power Solution, and is aimed at efficient energy use and highest yield for 40-nm system-on-chip designs. The Cadence Low-Power Solution is the industry's first complete flow that integrates logic design, verification, and implementation with the Si2-standard Common Power Format and features power awareness throughout all necessary design steps, including logic synthesis, simulation, design for test, equivalence checking, silicon virtual prototyping, physical implementation and complete signoff analysis. CPF is an Si2-approved industry standard format for specifying power-saving techniques early in the design process, enabling sharing and reuse of low-power intelligence.
In addition to low power, the UMC reference flow also employs the Encounter Digital Implementation System's full suite of integrated and foundry-certified model-based DFM capabilities for lithography. This enables designers to confidently prevent, analyze, and optimize for potential DFM hot-spots during the physical implementation flow in concert with other optimizations, including timing, signal integrity, area, power, and yield.
"The Cadence Low-Power Solution is unique, and our integrated DFM technologies are essential to advanced design methodologies today," said Nitin Deo, group marketing director of Implementation Products at Cadence. "We are proud of our collaboration with UMC to provide the industry with a robust 40-nanometer design flow that delivers the most important requirements for designs today: performance, power efficiency, productivity, reliability and superior manufacturability."
####
About Cadence Design Systems
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
For more information, please click here
Contacts:
Dan Holden
Cadence Design Systems, Inc.
408-944-7457
Copyright © Cadence Design Systems
If you have a comment, please Contact us.Issuers of news releases, not 7th Wave, Inc. or Nanotechnology Now, are solely responsible for the accuracy of the content.
Related News Press |
News and information
Beyond wires: Bubble technology powers next-generation electronics:New laser-based bubble printing technique creates ultra-flexible liquid metal circuits November 8th, 2024
Nanoparticle bursts over the Amazon rainforest: Rainfall induces bursts of natural nanoparticles that can form clouds and further precipitation over the Amazon rainforest November 8th, 2024
Nanotechnology: Flexible biosensors with modular design November 8th, 2024
Exosomes: A potential biomarker and therapeutic target in diabetic cardiomyopathy November 8th, 2024
Chip Technology
Nanofibrous metal oxide semiconductor for sensory face November 8th, 2024
New discovery aims to improve the design of microelectronic devices September 13th, 2024
Groundbreaking precision in single-molecule optoelectronics August 16th, 2024
Nanoelectronics
Interdisciplinary: Rice team tackles the future of semiconductors Multiferroics could be the key to ultralow-energy computing October 6th, 2023
Key element for a scalable quantum computer: Physicists from Forschungszentrum Jülich and RWTH Aachen University demonstrate electron transport on a quantum chip September 23rd, 2022
Reduced power consumption in semiconductor devices September 23rd, 2022
Atomic level deposition to extend Moore’s law and beyond July 15th, 2022
Announcements
Nanotechnology: Flexible biosensors with modular design November 8th, 2024
Exosomes: A potential biomarker and therapeutic target in diabetic cardiomyopathy November 8th, 2024
Turning up the signal November 8th, 2024
Nanofibrous metal oxide semiconductor for sensory face November 8th, 2024
The latest news from around the world, FREE | ||
Premium Products | ||
Only the news you want to read!
Learn More |
||
Full-service, expert consulting
Learn More |
||